1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
@ARTICLE{sp-pppcbrts-95,
title={Use of preferred preemption points in cache-based real-time systems },
author={Simonson, J. and Patel, J.H.},
journal={Computer Performance and Dependability Symposium, 1995. Proceedings., International},
year={24-26 Apr 1995},
volume={},
number={},
pages={316-325},
keywords={ cache storage, computational complexity, performance evaluation, real-time systems cache memory arrangements, cache-based real-time systems, complexity, preemptable multi-tasking environment, preferred preemption points, system timing constraints, tight upper bounds, time-critical applications, timing effects, worst-case execution times},
doi={10.1109/IPDS.1995.395820},
ISSN={}, }
@book{but-hrtcs-05,
author = {Giorgio C. Buttazzo},
title = {Hard Real-time Computing Systems: Predictable Scheduling Algorithms And Applications, Second edition (Real-Time Systems Series)},
year = {2005},
isbn = {978-0-387-23137-2},
publisher = {Springer-Verlag TELOS},
address = {Santa Clara, CA, USA},
}
@inproceedings{scmsc-lpsecmrts-98,
author = {Sheayun Lee and Chang-Gun Lee and Minsuk Lee and Sang Lyul Min and Chong-Sang Kim},
title = {Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems},
booktitle = {LCTES '98: Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems},
year = {1998},
isbn = {3-540-65075-X},
pages = {51--64},
publisher = {Springer-Verlag},
address = {London, UK},
}
@ARTICLE{hwh-itapic-95,
title={Integrating the timing analysis of pipelining and instruction caching},
author={Healy, C.A. and Whalley, D.B. and Harmon, M.G.},
journal={Real-Time Systems Symposium, 1995. Proceedings., 16th IEEE},
year={5-7 Dec 1995},
volume={},
number={},
pages={288-297},
keywords={buffer storage, delays, graphical user interfaces, pipeline processing, real-time systems, timingcode segments, data memory references, delays, execution time, graphical user interface, instruction caching, memory references, multicycle delays, pipeline path analysis, pipelining, real-time systems, timing analysis, timing analyzer, worst-case performance},
doi={10.1109/REAL.1995.495218},
ISSN={}, }
@inproceedings{gab-mdssa-02,
author = {P. Gai, L. Abeni and G. Buttazzo},
title = {Multiprocessor DSP scheduling in system-on-a-chip architectures},
booktitle = {ECRTS'02: 14th Euromicro Conference on Real-Time Systems},
year = {2002},
isbn = {0-7695-1665-3},
pages = {231--238},
publisher = {IEEE},
}
@ARTICLE{sr-csmr-99,
title={Cooperative scheduling of multiple resources},
author={Saewong, S. and Rajkumar, R.},
journal={Real-Time Systems Symposium, 1999. Proceedings. The 20th IEEE},
year={1999},
volume={},
number={},
pages={90-101},
keywords={computational complexity, delays, performance evaluation, processor scheduling, timingNP-complete problem, conjuctive admission control, cooperative scheduling, disk bandwidth, distributed real-time system, end-to-end delays, host processor, multiple resources, network bandwidth, protocol services, resource decoupling, timing constraints},
doi={10.1109/REAL.1999.818831},
ISSN={}, }
|
